Model Name: ZXGL28001

LCD Screen model : P320HVN06.1 切割成 28 寸

Issue Date : 2023/07/17

( )Preliminary Specifications
(*)Final Specifications

Customer Signature:	
ZXGL Part No.:	
Approved By:	Approval By PM Director
Note:	Reviewed By RD Director
	Reviewed By Project Leader
	Prepared By PM

REVISION HISTORY

Version	Date	Page	Description
1.0	2023/07/17	All	First release

1. GENERAL DESCRIPTION

1.1 OVERVIEW

This specification applies to the 28 inch Color TFT-LCD Module ZXGL28001. This LCD module has a TFT active matrix type liquid crystal panel 1920x400 pixels, and diagonal size of 28 inch. This module supports 1920x400 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot. The ZXGL28001 has been designed to apply the 8-bit 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	28	Inch	-
Driver Element	a-Si TFT active matrix	-	-
Pixel Number	1920 x400	Pixel	
Pixel pitch	0.36375(H) x 0.36375 (W)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	8bit / 16.7 millions	Color	
Transmissive Mode	Normally Black	-	
Surface Treatment	Anti-Glare, 3H	-	
Luminance, White	1000	cd/m2	
Viewing Angle	89/89/89/89		CR > 10
Power Consumption	Total 20.6 W @ cell3W , BL 17.6W		

2. MECHANICAL SPECIFICATIONS

Item		Min	Typ.	Max	Unit	Note
Module Size	Horizontal(H)		735.5		mm	(1)
	Vertical (V)		179.1		mm	
	Thickness (T)		19.5		mm	
Bezel Area	Horizontal		702.6		mm	
	Vertical		148.6		mm	
Active Area	Horizontal	-	698.4	-	mm	
	Vertical	-	145.6	-	mm	
Weight		-	/		Kg	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit or the unrecoverable damage on the device.

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V_{DD}	-0.3	14	[Volt] DC	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]DC	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39□ and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40□ or less. At temperatures greater than 40□, the wet bulb temperature must not exceed 39□.

Note 3: Surface temperature is measured at 50℃ Dry condition



4. ELECTRICAL SPECIFICATIONS

4.1 Input power

The T320HVN05.6 Open Cell Unit requires power input which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item		Symbol	Min.	Typ.	Max	Unit	Note
Power Supply Input Voltage		V_{DD}	10.8	12.7	14	V	1
Power Supply Input Current	Black pattern	I_{DD}	-	0.29	0.3	A	2
	White pattern		-	0.3	0.31	A	
	H-strip pattern		-	0.45	0.49	A	
Power Consumption	Black pattern	P_C	-	3.81	4.57	Watt	
	White pattern		-	3.94	4.73	Watt	
	H-strip pattern		-	6.22	7.464	Watt	
Inrush Current		I_{RUSH}	--	--	4	A	3

Note1. The ripple voltage should be fewer than 5% of VDD.

Note2. Test Condition:

(1) V_{DD} = 12.7V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 ℃

(5) Power dissipation check pattern. (Only for power design)

a. Black pattern

b. White pattern

c. H-Strip pattern



Note3. Measurement condition : Rising time = 400us



4.2 Input Connection

■ LCD connector: JAE FI-RTE51SZ-HF

PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	N.C.	No Connection	2	26	GND or N.C.	Ground or No Connection	7
2	SCL	I2C Clock	3,4	27	N.C.	No Connection	2
3	WP	Write Protection	3,5	28	CH2_0-	LVDS Channel 2, Signal 0-	
4	SDA	I2C Data	3,4	29	CH2_0+	LVDS Channel 2, Signal 0+	
5	N.C.	No Connection	2	30	CH2_1-	LVDS Channel 2, Signal 1-	
6	N.C.	No Connection	2	31	CH2_1+	LVDS Channel 2, Signal 1+	
7	LVDS_SEL	LVDS data format selection	3,6	32	CH2_2-	LVDS Channel 2, Signal 2-	
8	N.C.	No Connection	2	33	CH2_2+	LVDS Channel 2, Signal 2+	
9	N.C.	No Connection	2	34	GND	Ground	
10	N.C.	No Connection	2	35	CH2_CLK-	LVDS Channel 2, Clock -	
11	GND	Ground		36	CH2_CLK+	LVDS Channel 2, Clock +	
12	CH1_0-	LVDS Channel 1, Signal 0-		37	GND	Ground	
13	CH1_0+	LVDS Channel 1, Signal 0+		38	CH2_3-	LVDS Channel 2, Signal 3-	
14	CH1_1-	LVDS Channel 1, Signal 1-		39	CH2_3+	LVDS Channel 2, Signal 3+	
15	CH1_1+	LVDS Channel 1, Signal 1+		40	N.C.	No Connection	2
16	CH1_2-	LVDS Channel 1, Signal 2-		41	N.C.	No Connection	2
17	CH1_2+	LVDS Channel 1, Signal 2+		42	GND	Ground	
18	GND	Ground		43	GND	Ground	
19	CH1_CLK-	LVDS Channel 1, Clock -		44	GND	Ground	
20	CH1_CLK+	LVDS Channel 1, Clock +		45	GND	Ground	
21	GND.	Ground		46	GND	Ground	
22	CH1_3-	LVDS Channel 1, Signal 3-		47	N.C.	No Connection	2
23	CH1_3+	LVDS Channel 1, Signal 3+		48	V_{DD}	Power Supply Input Voltage	
24	N.C.	No Connection	2	49	V_{DD}	Power Supply Input Voltage	
25	N.C.	No Connection	2	50	V_{DD}	Power Supply Input Voltage	
				51	V_{DD}	Power Supply Input Voltage	

Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).

Note3. Input control signal threshold voltage definition

Item	Symbol	Min.	Typ.	Max.	Unit
Input High Threshold Voltage	VIH	2.7	-	3.6	V
Input Low Threshold Voltage	VIL	0	-	0.6	V

Note4. I2C Data and Clock

I2C Data and Clock timing

Parameter		Symbol	Min.	Typ.	Max	Unit
I2C	SCL clock frequency	fSCL	-	-	350	kHz
	Clock Pulse Width Low	tLOW	1.85	-	-	us
	Clock Pulse Width High	tHIGH	0.4	-	-	us
	Clock Low to Data Output Valid	tAA	1.76	-	-	us
	Start Setup Time	tSTASU	0.6	-	-	us
	Start Hold Time	tSTAHD	0.6	-	-	us
	Stop Setup Time	tSTOSU	0.6	-	-	us
	Data In Setup Time	tDSU	0.1	-	-	us
	Data In Hold Time	tDHD	0	-	-	us
	SCL/SDA Rise Time	tR	-	-	0.3	us
	SCL/SDA Fall Time	tF	-	-	0.3	us



Input equivalent impedance of SDA/SCL pin



Note5. Write Protection

Mode selection

WP	Note
L or OPEN	Protection
H	Writable

Input equivalent impedance of WP pin



Note6. LVDS data format selection

LVDS_SEL	Mode
H or OPEN	NS
L	Jeida

Input equivalent impedance of LVDE_SEL pin



Note7. Please leave this pin unoccupied or connect to ground. It can not be connected by any signal (Low/High).

4.3 Input Data Format

4.3.1 Data mapping

■ **LVDS Option NS**



Note: x = 1, 2, 3, 4…

■ **LVDS Option JEIDA**



Note: x = 1, 2, 3, 4…

4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

Color		Input Color Data																							
		RED								GREEN								BLUE							
		MSB							LSB	MSB							LSB	MSB							LSB
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
G	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
B	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

5. Signal Timing Specification

5.1 Input Timing

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Typ.	Max	Unit
Vertical Section	Period	Tv	1100	1125	1480	Th
	Active	Tdisp (v)		1080		
	Blanking	Tblk (v)	20	45	400	Th
Horizontal Section	Period	Th	1030	1100	1325	Tclk
	Active	Tdisp (h)		960		
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

The timing diagrams of the input timing



Note1. Display position is specific by the rise of DE signal only.
Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

Note2. Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen

Note3. If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.

Note4. The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.

5.2 LVDS spec

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LVDS Interface	Input Differential Voltage	$\lvert V_{ID} \rvert$	200	400	600	mV_{DC}	1
	Differential Input High Threshold Voltage	V_{TH}	+100	--	+300	mV_{DC}	1
	Differential Input Low Threshold Voltage	V_{TL}	-300	--	-100	mV_{DC}	1
	Input Common Mode Voltage	V_{ICM}	1.1	1.25	1.4	V_{DC}	1
	Input Channel Pair Skew Margin	$t_{SKEW\ (CP)}$	-500	--	+500	ps	2
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%	--	Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	--	200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	 -0.4 -0.5	 -- --	 0.4 0.5	ns	4

Note1. VICM = 1.25V



Note2. Input Channel Pair Skew Margin



Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.



Note4. Receiver Data Input Margin

Parameter	Symbol	Rating			Unit	Note
		Min	Type	Max		
Input Clock Frequency	Fclk	Fclk (min)	--	Fclk (max)	MHz	**T=1/Fclk**
Input Data Position0	tRIP1	-|tRMG|	0	|tRMG|	ns	
Input Data Position1	tRIP0	T/7-|tRMG|	T/7	T/7+|tRMG|	ns	
Input Data Position2	tRIP6	2T/7-|tRMG|	2T/7	2T/7+|tRMG|	ns	
Input Data Position3	tRIP5	3T/7-|tRMG|	3T/7	3T/7+|tRMG|	ns	
Input Data Position4	tRIP4	4T/7-|tRMG|	4T/7	4T/7+|tRMG|	ns	
Input Data Position5	tRIP3	5T/7-|tRMG|	5T/7	5T/7+|tRMG|	ns	
Input Data Position6	tRIP2	6T/7-|tRMG|	6T/7	6T/7+|tRMG|	ns	



5.3 Power Sequence for LCD



Parameter	Values			Unit
	Min.	Type.	Max.	
t1	0.4	---	30	ms
t2	0.1	---	1500	ms
t3	400	---	---	ms
t4	0*1	---	---	ms
t5	0	---	---	ms
t6	---	---	---*2	ms
t7	1000*3	---	---	ms
t8	20*4	---	50	ms
t9	0	---	---	ms
t10	400	---	---	ms
t11	150	---	---	ms

Note:
(1) t4=0 : concern for residual pattern before BLU turn off.
(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
(3) t7 : When the power supply input voltage(VDD) is off, be sure to pull down the valid and invalid data to 0V.
(4) When user control signal is N.C. (no connection), opened in Transmitted end, t8 & t9 timing spec can be negligible.
(5) If there is some dip from 12V, module can't guarantee any problem.

5.4 BACKLIGHT UNIT

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
BLU Voltage	U	42	44	48	V	(1), Duty=100%IPIN=120mA
BLU Current	I		400		mA	(1) Duty=100%
BLU Power	P		17.6		W	(1) Duty=100%IPIN=400mA
BLU lifetime	T	3000			Hrs	(1)

Note (1) LED light bar input voltage and current are measured by utilizing a true RMS multimeter as shown below:

Note (2) The lifetime of LED is defined as the time when LED packages continue to operate under the conditions at Ta = 25 ±2 ℃ and I= (400)mA (per chip) until the brightness becomes Š 50% of its original value.

Note (3) The module must be operated with constant driving current.

Connector Information

Pin number	Description
1	negative polarity
2	Input voltage Power Supply

Note (1) User's Mating Connector Part No.:

Connector (wire type): PH2.0-2Pin 2 groups

6. OPTICAL CHARACTERISTICS

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are measured on the center of active area and at an approximate distance 500 mm from the LCD surface at a viewing angle of φ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.



Parameter		Symbol	Condition	Values			Unit	Notes
				Min.	Typ.	Max		
Contrast Ratio		CR	SR3, TRD-100	3000	4000	--		1, 2
Response Time (G to G)		T_γ		--	6.5	--	ms	3
Color Chromaticity			With SR3 Standard light source "C"					4
	Red	R_X		Typ.-0.03	0.666	Typ.+0.03		
		R_Y			0.325			
	Green	G_X			0.268			
		G_Y			0.597			
	Blue	B_X			0.139			
		B_Y			0.098			
	White	W_X			0.290			
		W_Y			0.338			
Viewing Angle			SR3					1, 5
	x axis, right(φ=0°)	θ_r		--	89	--	degree	
	x axis, left(φ=180°)	θ_l		--	89	--	degree	
	y axis, up(φ=90°)	θ_u		--	89	--	degree	
	y axis, down (φ=270°)	θ_d		--	89	--	degree	

1. Light source here is the BLU of AUO module (film structure: two diffuser sheets).
2. Contrast Ratio (CR) is defined mathematically as:

$$\text{Contrast Ratio} = \frac{\text{Surface Luminance at center location of all white pixels}}{\text{Surface Luminance at center location of all black pixels}}$$

3. Response time T_γ is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Measured Response Time		Target				
		0%	25%	50%	75%	100%
Start	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

T_γ is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)
The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright) " and "any level of gray(dark)".

FIG.3 Response Time



4. Light source here is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following :
   A. Measure the "Module" and "BLU" optical spectrums (W, R, G, B).
   B. Calculate cell spectrum from "Module" and "BLU" spectrums.
   C. Calculate color chromaticity by using cell spectrum and the spectrum of standard light source "C".
5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.

FIG.4 Viewing Angle



7. MECHANICAL OUTLINE DIMENSION